Hardware

INT

Hardware

Home
Computer-architecture
Computer-architecture
- Computer-architecture
- Stored-program-computer
  Stored-program-computer
  - Introduction
  - Function-and-data-model
    Function-and-data-model
    
    Introduction
- Von-Neumann-architecture
  Von-Neumann-architecture
  - Introduction
  - Von-Neumann-bottleneck
    Von-Neumann-bottleneck
    
    Introduction
- Harvard-architecture
  Harvard-architecture
  - Harvard-architecture
  - Modified-Harvard-architecture
- Universal-Turing-machine
- TODO-Turing-machine-VS-Von-Neuman-machine
- TODO-Von-neumann-architecture-VS-Harvard-architecture
Memory
Memory
- Computer-memory
- Random-access-memory
  Random-access-memory
  - Introduction
- Memory-address
Processor(computing)
CPU
CPU
- Introduction
- CPU
- Instruction-set-architectures
  Instruction-set-architectures
  - Introduction
  - Classification
    Classification
    
    Introduction
    
    Load–store-architecture
    Load–store-architecture
    
    Introduction
    
    Register-memory-architecture
    Register-memory-architecture
    
    Introduction
  - Comparison-of-instruction-set-architectures
- Components
  Components
  - Control-unit
  - Processor-register
    Processor-register
    
    Introduction
    
    Program-counter
    
    Stack-register
    
    Status-register
- Execution-of-instruction
  Execution-of-instruction
  - Introduction
  - CPU的时序
  - Instruction-cycle
  - Out-of-order-execution
    Out-of-order-execution
    
    Introduction
  - Speculative
    Speculative
    
    Introduction
    
    Branch-predictor
    Branch-predictor
    
    Introduction
    
    Memory-dependence-prediction
    Memory-dependence-prediction
    
    Introduction
- Optimization
  Optimization
  - Introduction
- Manufacturer
  Manufacturer
  - Introduction
  - Intel
    Intel
    
    Introduction
    
    doc
    doc
    
    Introduction
    
    x86
    x86
    
    x86
    
    Instruction
    Instruction
    
    Introduction
    
    x86-64
    
    x86-instruction-listings
    
    INT INT
    Table of contents
    
    维基百科INT (x86 instruction)
    
    felixcloutier INT n/INTO/INT3/INT1 — Call to Interrupt Procedure
    
    Bound.md
    
    x86-memory-segmentation
    
    Book-x86-assembly
    Book-x86-assembly
    
    Introduction
    
    Book-x86-disassembly
    Book-x86-disassembly
    
    Introduction
    
    Atomicity-on-x86
    Atomicity-on-x86
    
    Introduction
    
    Register
    Register
    
    Introduction
    
    FLAGS-register
  - ARM
    ARM
    
    ARM-architecture
    
    ARM-Assembly-Basics
Modern-CPU
Modern-CPU
- Introduction
- Tendency-toward-parallel-computing
  Tendency-toward-parallel-computing
  - Introduction
  - gotw-The-Free-Lunch-Is-Over-A-Fundamental-Turn-Toward-Concurrency-in-Software
    gotw-The-Free-Lunch-Is-Over-A-Fundamental-Turn-Toward-Concurrency-in-Software
    
    Introduction
  - theregister-The-New-C++Lay-down-your-guns-knives-and-clubs
    theregister-The-New-C++Lay-down-your-guns-knives-and-clubs
    
    Introduction
- Multiprocessing
  Multiprocessing
  - Introduction
  - Symmetric-multiprocessing
    Symmetric-multiprocessing
    
    Introduction
- Multicore-and-multiprocessor
  Multicore-and-multiprocessor
  - Multi-core-processor
  - Multicore-VS-Multiprocessor
- 流水线-超标量-微码-多发射简介
  流水线-超标量-微码-多发射简介
  - Introduction
CPU-memory-access
CPU-memory-access
- Introduction
- What-Every-Programmer-Should-Know-About-Memory
  What-Every-Programmer-Should-Know-About-Memory
  - Introduction
- Word
  Word
  - Introduction
  - Get-word-length
    Get-word-length
    
    Introduction
- Memory-alignment
  Memory-alignment
  - Introduction
  - developer.ibm-Data-alignment-Straighten-up-and-fly-right
    developer.ibm-Data-alignment-Straighten-up-and-fly-right
    
    Introduction
  - Purpose-of-memory-alignment
    Purpose-of-memory-alignment
    
    Introduction
- Endianess
  Endianess
  - Introduction
  - Endianness-operation
- Memory-disambiguation
  Memory-disambiguation
  - Introduction
- CPU-cache-memory
  CPU-cache-memory
  - Introduction
  - Cache
    Cache
    
    Cache
    
    计算机组成原理-科学出版社-cache
    计算机组成原理-科学出版社-cache
    
    Introduction
    
    wikipedia-Cache-computing
    wikipedia-Cache-computing
    
    Introduction
    
    Cache-line
    Cache-line
    
    Introduction
    
    Cache-miss
    Cache-miss
    
    Introduction
    
    Locality
    Locality
    
    Introduction
    
    Cache-replacement-policy
    Cache-replacement-policy
    
    Introduction
    
    LRU-cache
    LRU-cache
    
    Introduction
    
    library-mohaps-lrucache
    library-mohaps-lrucache
    
    Introduction
  - Coordination
    Coordination
    
    Introduction
    
    Memory-coherence
    Memory-coherence
    
    Introduction
    
    Cache-coherence
    Cache-coherence
    
    Introduction
    
    Protocol
    Protocol
    
    Introduction
    
    Cache-invalidation
    
    MSI-protocol
    MSI-protocol
    
    Introduction
    
    MOESI-protocol
    MOESI-protocol
    
    Introduction
  - False-sharing
    False-sharing
    
    Introduction
  - TODO-zhihu-高并发编程-多处理器编程中的一致性问题
    TODO-zhihu-高并发编程-多处理器编程中的一致性问题
    
    1
    
    2
  - Cache-performance-optimization
    Cache-performance-optimization
    
    Introduction
    
    Align-to-cache-line-optimization
    Align-to-cache-line-optimization
    
    Introduction
    
    cnblogs-Geek_Ling-cache-performance-optimization
    cnblogs-Geek_Ling-cache-performance-optimization
    
    Introduction
- CPU-memory-model
  CPU-memory-model
  - Introduction
  - Memory-ordering
    Memory-ordering
    
    Introduction
    
    Memory-Ordering-at-Compile-Time
    Memory-Ordering-at-Compile-Time
    
    Introduction
    
    How-does-memory-reordering-help-processors-and-compilers
    How-does-memory-reordering-help-processors-and-compilers
    
    Introduction
  - Memory-barrier
    Memory-barrier
    
    Introduction
    
    Linux-kernel-memory-barrier
    Linux-kernel-memory-barrier
    
    Introduction
    
    Compiler-memory-barrier
    Compiler-memory-barrier
    
    Introduction
  - CPU-Memory-Model
    CPU-Memory-Model
    
    Introduction
- Memory-access-instruction
  Memory-access-instruction
  - Introduction
  - Atomic
    Atomic
    
    Introduction
    
    Memory-access-unit-and-atomic
    Memory-access-unit-and-atomic
    
    Introduction
    
    Byte-granular-memory-access
    Byte-granular-memory-access
    
    Introduction
    
    Atomic-instruction
    Atomic-instruction
    
    Introduction
    
    Read–modify–write
    Read–modify–write
    
    Introduction
    
    Compare-and-swap
    Compare-and-swap
    
    Introduction
    
    Intel-x86-cmpxchg
    Intel-x86-cmpxchg
    
    Introduction
    
    CAS-loop-and-spin
    CAS-loop-and-spin
    
    Introduction
    
    ABA-problem
    ABA-problem
    
    Introduction
    
    Fetch-and-add
    Fetch-and-add
    
    Introduction
    
    Test-and-set
    Test-and-set
    
    Introduction
    
    Test-and-test-and-set
    Test-and-test-and-set
    
    Introduction
    
    Conditional-Put-and-Delete
Assembly-language
Assembly-language
- Assembly-language
TODO
TODO
- x-86
Expert-Ulrich-Drepper
Expert-Ulrich-Drepper
- Introduction
Book-计算机组成原理-科学出版社
Book-计算机组成原理-科学出版社
- 第一章-计算机系统概述
  第一章-计算机系统概述

INT (x86 instruction)

维基百科INT (x86 instruction)

felixcloutier INT n/INTO/INT3/INT1 — Call to Interrupt Procedure

Opcode	Instruction	Op/En	64-Bit Mode	Compat/Leg Mode	Description
CC	INT3	ZO	Valid	Valid	Generate breakpoint trap.
CD ib	INT imm8	I	Valid	Valid	Generate software interrupt with vector specified by immediate byte.
CE	INTO	ZO	Invalid	Valid	Generate overflow trap if overflow flag is 1.
F1	INT1	ZO	Valid	Valid	Generate debug trap.

思考：INT1 VS INT3？